FIELD OF THE INVENTION

5

15

The present invention relates to a method of integrated circuit (IC) package, and particularly, to multi chip module package (MCM package) of low cost and high reliability to package a plurality of bare chip and CSP(Chip Scale Package) on a substrate so as to increase the package density.

10 BACKGROUND OF THE INVENTION

In conventional semiconductor manufacture, a wafer which is well treated is cut into a plurality of chips, and fixed on a frame by using gold (Au) wires to connect micro electrodes on the chip and pins of the lead frame. The above structure is then enclosed by suitable plastic to protect the internal semiconductor devices. The process to connect the chip to the lead frame and enclose is referred as packaging.

The present advanced package, such as CSP (chip scale package), becomes much smaller, lighter, thinner, and shorter compared with the conventional package, such as QFP (Quad Flat Pack) or SOP (Small Outline Package) in order to reduce the cost. Meanwhile, ceramic packaging has been gradually replaced by plastic packaging. The reliability of the product is further enhanced by multi layer interconnect structure, protection layer process, and high quality of packaging. To further reduce

the cost of pack. is greatly desired in the present IC lustry. Therefore, advanced packaging such as CSP or wafer level CSP has been developed to increase the package density. MCM package is one of most promising techniques.

KGD is defined as the chip that meets the specification and passes the test without wiring. To increase the qualified ratio of MCM package in the semiconductor process, it is desired to use KGD in packaging. However, the use of KGD will increase the cost of packaging.

10 SUMMARY OF THE INVENTION

5

15

20

To overcome the above shortcoming in the conventional IC packaging, an object of the present invention is to provide a method of MCM package, which with CSPs as small and thin package bodies and integrates those bare chip and CSP into ball grid array package (BGA package) to greatly reduce the cost because CSP test has advantages of easy test and low cost compared with conventional KGD test.

Another object of the present invention is to provide a MCM package structure of low cost and high reliability, which includes a substrate, one or more chip package, a plurality of electrical connect pins, and a package material to enclose the substrate, the chip, and the chip package.

Other features and advantages of the invention will become apparent from the following description of the invention that refers to the accompanying drawings.

- FIG. 1A is a schematic diagram of MCM package structure with wire bonding in the prior arts;
- FIG. 1B is a schematic diagram of MCM package structure with flip chip bonding in the prior arts;
 - FIG. 2A is a schematic diagram of CSP package structure with wire bonding in the prior arts;
 - FIG. 2B is a schematic diagram of CSP package structure with flip chip bonding in the prior arts;
- FIG. 2C is a schematic diagram of another CSP package structure with a central pad bonding in the prior arts;
 - FIG. 2D is a schematic diagram of wafer level CSP package in the prior arts;
- FIG. 3A is a schematic diagram of the first embodiment of MCM

 package structure in the present invention, illustrating a CSP package with wire bonding and a CSP package with flip chip bonding;
 - FIG. 3B is a schematic diagram of the second embodiment of MCM package structure in the present invention, illustrating a CSP package with flip chip bonding and a CSP package with a central pad bonding;
- FIG. 3C is a schematic diagram of the third embodiment of MCM package structure in the present invention, illustrating a bare chip with wire bonding and a CSP package with flip chip bonding;
 - FIG. 3D is a perspective view of the third embodiment of MCM

package structurent the present invention;

FIG. 3E is a schematic diagram of the fourth embodiment of MCM package structure in the present invention, illustrating a CSP package with wire bonding and a bare chip with flip chip bonding; and

FIG. 3F is a schematic diagram of the fifth embodiment of MCM package structure in the present invention, illustrating a CSP package with a central pad bonding and a bare chip with wire bonding.

DETAILED DESCRIPTION OF THE PREFEERED EMBODIMENT

Figs. 1A and 1B show the structure of MCM package in the prior arts. The package body encloses a plurality of chips, which are interconnected by wire bonding or flip chip bonding. FIG. 1A schematically illustrates the package structure with wire bonding, which comprises a substrate 11, a plurality of chips 12, solder balls 13 under the substrate 11, wires 15 to connect the upper chip 121 and the substrate 11, and package mold resin 14. FIG. 1B schematically illustrates the package structure with flip chip bonding, which comprises a substrate 11, a plurality of chips 12, solder balls 13 under the substrate 11, ball bumps 16 to connect the lower chip 122 and the substrate 11, and package mold resin 14. Since the chips enclosed within the package are not examined by burn-in test and function test (F/T), the yield of the chips are not determined before packaging, and the yield of the package body after packaging can not promoted. If four chips are enclosed within the package body and each chip has an average

5

10

15

suff

F/T yield 99%, ... yield of the package is : (99%)X(99%)X(99%)= 96%.

mts.

Therefore, the F/T yield of the whole MCM package reduces to 96% after packaging the four chips. The more the chips packaged in the package, the less the yield. It is disadvantageous for MCM package to apply to advanced IC packaging in the future.

In the prior arts, one solution to overcome the above disadvantage is to provide KGD. To prevent the F/T yield of the package from reducing due to undetermined yield of the chip, both burn-in test and function test are needed for the chips, which will be packaged in subsequent packaging process. Those chips pass through the above tests are call 'known-good dies', abbreviated as "KGDs". However, the KGD process is high cost because the size of the chip is very small and not easily fixed during burnin test and function test.

suti

The present invention provides an improved chip packaging method. FIGs. 2A-2D show CSP package structure in the prior arts. CSP is referred to the package that has a size just a little bigger than the chip and has a height less than 1.00 mm. FIG. 2A is a schematic diagram of CSP package structure with wire bonding in the prior arts, FIG. 2B is a schematic diagram of CSP package structure with flip chip bonding in the prior arts, FIG. 2C is a schematic diagram of another CSP package structure with a central pad bonding in the prior arts, and FIG. 2D is a schematic diagram of wafer level CSP in the prior arts. The CSP is not only light, thin, short,

N 20

and small, but a passes through burn-in test and full on test so that the yield of the CSP is not an issue. It is important that the cost of burn-in test and function test of CSP process is much lower than that of the KGD process. Another aspect is that CSP has no yield issue and can easily replace KGD process to integrate into MCM package because of light, thin, short, and small size.

IND!

5

10

15

Therefore, thin and small CSP or wafer level CSP after testing is served as KGD, which may include bare chips. Those bare chips can connect to the substrate by wire bonding or flip chip bonding, and the chips and CSP are further integrated into ball grid array package (BGA package) so as to achieve the requirement of low cost and high quality for the MCM process.

[The first embodiment]

FIG. 3A illustrates the first embodiment of MCM package structure in the present invention,. in which the CSP package with wire bonding and flip chip bonding. The CSP is integrated into MCM package process, and includes a substrate 31, solder balls 33 under the substrate 31, package mold resin 34, the CSP body 371 with wire bonding and is electrically connected to the substrate 31, while the CSP 372 with flip chip bonding is electrically connected to the substrate 31.

20

[The second embodiment]

FIG. 3B illustrates the second embodiment of MCM package structure

mit model

B13 early

5

10

in the present in Lation, in which the CSP package we flip chip bonding and central pad bonding. The MCM package includes a substrate 31, solder balls 33 under the substrate 31, package mold resin 34, the CSP 372 is electrically connected to the substrate 31, while the CSP 373 is electrically connected to the substrate 31 by the wire 35.

[The third embodiment]

FIG. 3C illustrates the third embodiment of MCM package structure in the present invention, in which CSP package with flip chip bonding. The MCM package includes a substrate 31, solder balls 33 under the substrate 31, package mold resin 34, the CSP body 372 is electrically connected to the substrate 31, while the bare chip 321 is electrically connected to the substrate 31 by the wire 35.

15 [The fourth embodiment]

PIG. 3E illustrates the fourth embodiment of MCM package structure in the present invention, in which the CSP package with wire bonding. The MCM package includes a substrate 31, solder balls 33 under the substrate 31, package mold resin 34, the. CSP body 371 is electrically connected to the substrate 31, while the bare chip 322 is electrically connected to the substrate 31.

[The fifth embodiment]

Bill

10

FIG. 3F illust less the fifth embodiment of MCM. Rage structure in the present invention, in which the CSP 373 package with a central pad bonding. The MCM package includes a substrate 31, solder balls 33 under the substrate 31, package mold resin 34, the. CSP 373 with a central pad bonding is electrically connected to the substrate 31 by the wires 35, while the bare chip 321 is electrically connected to the substrate 31 by the wires 35.

Although only the preferred embodiments of this invention were shown and described in the above description, it is requested that any modification or combination that comes within the spirit of this invention be protected.